Skip to content

Commit e737ac5

Browse files
committed
Update README.md to clarify quantization process
1 parent df66e19 commit e737ac5

1 file changed

Lines changed: 5 additions & 4 deletions

File tree

README.md

Lines changed: 5 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -51,10 +51,11 @@ and quantization. All of these are simulated in our model: antialiasing is
5151
achieved with a windowed sinc FIR lowpass filter of order specified by the
5252
user; sampling is approximated by downsampling the input signal by an
5353
integer factor; and quantization is achieved by multiplying the sampled
54-
signal by the maximum integer value possible given the requested bit depth,
55-
and then rounding every sample to the nearest integer. The DAC process is
56-
simulated in turn by zero stuffing and lowpass filtering the sampled and
57-
quantized output of the ADC simultion.
54+
signal (which ranges from -1.0 to 1.0) by the maximum integer value possible
55+
given the requested bit depth (e.g. 255 for a bit depth of 8 bits), and then
56+
rounding every sample to the nearest integer. The DAC process is simulated
57+
in turn by zero stuffing and lowpass filtering the sampled and quantized
58+
output of the ADC simultion.
5859

5960
In summary, the continuous time input is simulated by a 96 kHz discrete time
6061
signal, the sampled output of the ADC process is simulated by a downsampled

0 commit comments

Comments
 (0)