Skip to content

Commit 284bdad

Browse files
committed
Small fix check for DC
1 parent 51615d0 commit 284bdad

1 file changed

Lines changed: 4 additions & 0 deletions

File tree

simpeg/dask/electromagnetics/static/resistivity/simulation.py

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -181,6 +181,10 @@ def getSourceTerm(self):
181181
)
182182
blocks = []
183183
for ind in indices:
184+
185+
if len(ind) == 0:
186+
continue
187+
184188
blocks.append(
185189
client.submit(source_eval, sim, future_list, ind, workers=worker)
186190
)

0 commit comments

Comments
 (0)