Skip to content

Commit 7445655

Browse files
committed
Fix bytearray indexing
Need to index into bytearray rather than reassigning the variable
1 parent 94f8cbc commit 7445655

1 file changed

Lines changed: 16 additions & 16 deletions

File tree

XRPLib/imu.py

Lines changed: 16 additions & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -130,19 +130,19 @@ def reset(self, wait_for_reset = True, wait_timeout_ms = 100):
130130
:rtype: bool
131131
"""
132132
# Set BOOT and SW_RESET bits
133-
self.reg_ctrl3_c_byte = self._getreg(LSM_REG_CTRL3_C)
133+
self.reg_ctrl3_c_byte[0] = self._getreg(LSM_REG_CTRL3_C)
134134
self.reg_ctrl3_c_bits.BOOT = 1
135135
self.reg_ctrl3_c_bits.SW_RESET = 1
136-
self._setreg(LSM_REG_CTRL3_C, self.reg_ctrl3_c_byte)
136+
self._setreg(LSM_REG_CTRL3_C, self.reg_ctrl3_c_byte[0])
137137

138138
# Wait for reset to complete, if requested
139139
if wait_for_reset:
140140
# Loop with timeout
141141
t0 = time.ticks_ms()
142142
while time.ticks_ms() < (t0 + wait_timeout_ms):
143143
# Check if register has returned to default value (0x04)
144-
self.reg_ctrl3_c_byte = self._getreg(LSM_REG_CTRL3_C)
145-
if self.reg_ctrl3_c_byte == 0x04:
144+
self.reg_ctrl3_c_byte[0] = self._getreg(LSM_REG_CTRL3_C)
145+
if self.reg_ctrl3_c_byte[0] == 0x04:
146146
return True
147147
# Timeout occurred
148148
return False
@@ -153,17 +153,17 @@ def _set_bdu(self, bdu = True):
153153
"""
154154
Sets Block Data Update bit
155155
"""
156-
self.reg_ctrl3_c_byte = self._getreg(LSM_REG_CTRL3_C)
156+
self.reg_ctrl3_c_byte[0] = self._getreg(LSM_REG_CTRL3_C)
157157
self.reg_ctrl3_c_bits.BDU = bdu
158-
self._setreg(LSM_REG_CTRL3_C, self.reg_ctrl3_c_byte)
158+
self._setreg(LSM_REG_CTRL3_C, self.reg_ctrl3_c_byte[0])
159159

160160
def _set_if_inc(self, if_inc = True):
161161
"""
162162
Sets InterFace INCrement bit
163163
"""
164-
self.reg_ctrl3_c_byte = self._getreg(LSM_REG_CTRL3_C)
164+
self.reg_ctrl3_c_byte[0] = self._getreg(LSM_REG_CTRL3_C)
165165
self.reg_ctrl3_c_bits.IF_INC = if_inc
166-
self._setreg(LSM_REG_CTRL3_C, self.reg_ctrl3_c_byte)
166+
self._setreg(LSM_REG_CTRL3_C, self.reg_ctrl3_c_byte[0])
167167

168168
def _raw_to_mg(self, raw):
169169
return self._int16((raw[1] << 8) | raw[0]) * LSM_MG_PER_LSB
@@ -396,7 +396,7 @@ def acc_scale(self, value=None):
396396
Pass in no parameters to retrieve the current value
397397
"""
398398
# Get register value
399-
self.reg_ctrl1_xl_byte = self._getreg(LSM_REG_CTRL1_XL)
399+
self.reg_ctrl1_xl_byte[0] = self._getreg(LSM_REG_CTRL1_XL)
400400
# Check if the provided value is in the dictionary
401401
if value not in LSM_ACCEL_FS:
402402
# Return string representation of this value
@@ -405,7 +405,7 @@ def acc_scale(self, value=None):
405405
else:
406406
# Set value as requested
407407
self.reg_ctrl1_xl_bits.FS_XL = LSM_ACCEL_FS[value]
408-
self._setreg(LSM_REG_CTRL1_XL, self.reg_ctrl1_xl_byte)
408+
self._setreg(LSM_REG_CTRL1_XL, self.reg_ctrl1_xl_byte[0])
409409

410410
def gyro_scale(self, value=None):
411411
"""
@@ -414,7 +414,7 @@ def gyro_scale(self, value=None):
414414
Pass in no parameters to retrieve the current value
415415
"""
416416
# Get register value
417-
self.reg_ctrl2_g_byte = self._getreg(LSM_REG_CTRL2_G)
417+
self.reg_ctrl2_g_byte[0] = self._getreg(LSM_REG_CTRL2_G)
418418
# Check if the provided value is in the dictionary
419419
if value not in LSM_GYRO_FS:
420420
# Return string representation of this value
@@ -423,7 +423,7 @@ def gyro_scale(self, value=None):
423423
else:
424424
# Set value as requested
425425
self.reg_ctrl2_g_bits.FS_G = LSM_GYRO_FS[value]
426-
self._setreg(LSM_REG_CTRL2_G, self.reg_ctrl2_g_byte)
426+
self._setreg(LSM_REG_CTRL2_G, self.reg_ctrl2_g_byte[0])
427427

428428
def acc_rate(self, value=None):
429429
"""
@@ -432,7 +432,7 @@ def acc_rate(self, value=None):
432432
Pass in no parameters to retrieve the current value
433433
"""
434434
# Get register value
435-
self.reg_ctrl1_xl_byte = self._getreg(LSM_REG_CTRL1_XL)
435+
self.reg_ctrl1_xl_byte[0] = self._getreg(LSM_REG_CTRL1_XL)
436436
# Check if the provided value is in the dictionary
437437
if value not in LSM_ODR:
438438
# Return string representation of this value
@@ -441,7 +441,7 @@ def acc_rate(self, value=None):
441441
else:
442442
# Set value as requested
443443
self.reg_ctrl1_xl_bits.ODR_XL = LSM_ODR[value]
444-
self._setreg(LSM_REG_CTRL1_XL, self.reg_ctrl1_xl_byte)
444+
self._setreg(LSM_REG_CTRL1_XL, self.reg_ctrl1_xl_byte[0])
445445

446446
def gyro_rate(self, value=None):
447447
"""
@@ -450,7 +450,7 @@ def gyro_rate(self, value=None):
450450
Pass in no parameters to retrieve the current value
451451
"""
452452
# Get register value
453-
self.reg_ctrl2_g_byte = self._getreg(LSM_REG_CTRL2_G)
453+
self.reg_ctrl2_g_byte[0] = self._getreg(LSM_REG_CTRL2_G)
454454
# Check if the provided value is in the dictionary
455455
if value not in LSM_ODR:
456456
# Return string representation of this value
@@ -459,7 +459,7 @@ def gyro_rate(self, value=None):
459459
else:
460460
# Set value as requested
461461
self.reg_ctrl2_g_bits.ODR_G = LSM_ODR[value]
462-
self._setreg(LSM_REG_CTRL2_G, self.reg_ctrl2_g_byte)
462+
self._setreg(LSM_REG_CTRL2_G, self.reg_ctrl2_g_byte[0])
463463

464464
# Update timer frequency
465465
self.timer_frequency = int(value.rstrip('Hz'))

0 commit comments

Comments
 (0)