We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 9f7b714 commit 5749c3aCopy full SHA for 5749c3a
1 file changed
README.md
@@ -1,14 +1,12 @@
1
# cache-simulator
2
-Project for Computer Architecture.
+Optional project for Computer Architecture (2021).
3
4
It's an 8-line cache memory simulator, written in Java, represented as a matrix in console.
5
6
It only operates with memory addresses and determines access times, hit/miss rates and how it stores information within the cache.
7
-
8
Memory data is not coded for operations, so it's not involved.
9
10
Writing policy is Write-back.
11
12
Word, block and set sizes are configurable, as well as the replacement policies to use: FIFO or LRU.
13
14
Have fun testing! :3
0 commit comments