Skip to content
This repository was archived by the owner on Feb 12, 2026. It is now read-only.
This repository was archived by the owner on Feb 12, 2026. It is now read-only.

Use arrays & generate loops for TE LUT tables #25

@tomalin

Description

@tomalin

As a future improvement, the LUT-related signals in SectorProcessor.vhd, such as TE_L1PHIC12_L2PHIB10_bendinnertable_addr should be declared in an array with enum index, such as TE_bendinnertable_addr(L1PHIC12_L2PHIB10). And the instantiation of the "work.tf_lut" done inside "generate" loop. This will make the VHDL more compact.

Metadata

Metadata

Assignees

Labels

No labels
No labels

Type

No type
No fields configured for issues without a type.

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests

Issue actions