Skip to content

Commit d204a74

Browse files
committed
changes_06_02
1 parent cf742ca commit d204a74

5 files changed

Lines changed: 50 additions & 14 deletions

File tree

assets/img/people/elam.jpg

101 KB
Loading

assets/img/people/vin.avif

329 KB
Binary file not shown.

people.md

Lines changed: 22 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -42,6 +42,25 @@ Topic: "'Efficient ML model implementation in FPGAs"
4242
<br><br>
4343
<br><br>
4444

45+
**[Vinamra Sharma](https://www.linkedin.com/in/vinamra-sharma/)** <br> <img src="/assets/img/people/vin.avif" width="100px" style="float: left; margin-right: 20px;">
46+
Topic: "Topic:AI Compilers"
47+
<br><br>
48+
<br><br>
49+
50+
51+
## Research Assistants
52+
**[Elam Cohavi](https://www.linkedin.com/in/elam-cohavi/)** <br> <img src="/assets/img/people/elam.jpg" width="100px" style="float: left; margin-right: 20px;">
53+
Topic: "Machine Learning Compilers"
54+
<br><br>
55+
<br><br>
56+
57+
## MSci Students
58+
59+
**[Luke Holmes](https://www.linkedin.com/in/lara-d-agata-616992283)** <br>
60+
Topic: "End-to-End Acceleration of Fully Homomorphic Encrypted DNNs"
61+
<br><br>
62+
<br><br>
63+
4564

4665
<!--
4766
### MSc Students
@@ -61,6 +80,8 @@ Topic: "'Efficient ML model implementation in FPGAs"
6180
<!-- ### MSc Students -->
6281

6382
## Visitors
83+
- [Lara D'Agata](https://www.linkedin.com/in/lara-d-agata-616992283) - University of Glasgow, UK
84+
- [Giacomo Donati](https://scholar.google.com/citations?user=uz1oCtcAAAAJ&hl=it) - Università di Bologna, Italy
6485
- [Manuel de Castro Caballero](https://www.linkedin.com/in/decastromanuel/) - Universidad de Valladolid, Spain
6586
- [Izan Catalán](https://www.linkedin.com/in/izan-catal%C3%A1n-gallach-5574bb243/) - Universitat Politècnica de València, Spain
6687

@@ -91,6 +112,7 @@ Topic: "'Efficient ML model implementation in FPGAs"
91112
<!-- ## Visiting Researchers-->
92113

93114
## Past Lab Members
115+
- [Lara D'Agata](https://www.linkedin.com/in/lara-d-agata-616992283) - currently a Software Engineer at [Pulsion Technology](https://www.pulsion.co.uk/)
94116
- [Idris Zakariyya](https://www.gla.ac.uk/schools/computing/staff/idriszakariyya/), currently postdoc at University of Glasgow
95117
- [Ferheen Ayaz](https://ferheenayaz.github.io/), currently Lecturer at City, University of London
96118

projects.md

Lines changed: 11 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -6,16 +6,13 @@ subtitle:
66

77
## Current Projects
88

9-
### dAIEDGE
9+
* **[dAIEDGE (A network of excellence for distributed, trustworthy, efficient and scalable AI at the Edge)](https://daiedge.eu/), 09/2023 - 08/2026, funded by [Horizon Europe](https://research-and-innovation.ec.europa.eu/funding/funding-opportunities/funding-programmes-and-open-calls/horizon-europe_en)**
10+
11+
The dAIEDGE project is ‘A network of excellence for distributed, trustworthy, efficient and scalable AI at the Edge’. The network has a project volume of €14.4 million, of which €10.7 million is funded by the European Union, across 36 partners. gicLAB is actively working on contributions related to software and hardware components of this project.
1012

11-
The dAIEDGE project is ‘A network of excellence for distributed, trustworthy, efficient and scalable AI at the Edge’.
12-
The network has a project volume of €14.4 million, of which €10.7 million is funded by the European Union, across 36 partners.
13-
gicLAB is actively working on contributions related to software and hardware components of this project.
14-
15-
### Multimodal AI-based Security at the Edge (MAISE)
16-
17-
The [MAISE project](https://petras-iot.org/project/multimodal-ai-based-security-at-the-edge-maise/) investigates the resilience of Artificial Intelligence (AI) and Machine Learning (ML) models on IoT-scale devices.
13+
* **SECDA-DSE (Automated Design Space Exploration of FPGA-based Accelerators using LLMs), 08/2025 - 07/2026, funded by UKRI [APRIL AI Hub](https://april.ac.uk/)**
1814

15+
The SECDA-DSE (Automated Design Space Exploration of FPGA-based Accelerators using LLMs) project is funded by the UKRI APRIL AI Hub and aims to provide a novel automated design space exploration (DSE) solution for designing FPGA-based accelerators utilising Large Language Models (LLMs) with iterative fine-tuning to adapt to the evaluated performance.
1916

2017
## Industry Collaboration
2118
Our group collaborates with researchers from a variety of companies and agencies, including:
@@ -27,8 +24,10 @@ If you're interested in collaborating on research there are opportunities for in
2724

2825
## Past Projects
2926

30-
### BonsAPPs AIMDDE
27+
* **[MAISE (Multimodal AI-based Security at the Edge)](https://petras-iot.org/project/multimodal-ai-based-security-at-the-edge-maise/), 11/2021 - 08/2023, funded by [PETRAS](https://petras-iot.org/)**
28+
29+
The MAISE project investigates the resilience of Artificial Intelligence (AI) and Machine Learning (ML) models on IoT-scale devices.
30+
31+
* **[AIMDDE (AI-based Manufacturing Defect Detection at the Edge)](../2022-01-25-aimdde_announce/), 02/2022 - 03/2022, funded by EU’s Horizon [BonsAPPs](https://bonsapps.eu/) AI Talents 1st Open Call**
3132

32-
The Glasgow Intelligent Computing Lab (gicLAB) was awarded funding to undertaking the AIMDDE (AI-based Manufacturing Defect Detection at the Edge) research challenge, in response to the Open Call for AI Talents of the BonsAPPs Horizon 2020 project.
33-
We succesfully met all of the goals of the challenge, was were able to adapt the work into [a paper at AccML 2022](https://arxiv.org/abs/2206.09359).
34-
Please [see our blogpost](../2022-01-25-aimdde_announce/), and <https://bonsapps.eu/> for details.
33+
The Glasgow Intelligent Computing Lab (gicLAB) was awarded funding to undertaking the AIMDDE (AI-based Manufacturing Defect Detection at the Edge) research challenge, in response to the Open Call for AI Talents of the BonsAPPs Horizon 2020 project. We succesfully met all of the goals of the challenge, was were able to adapt the work into [a paper at AccML 2022](https://arxiv.org/abs/2206.09359). Please [see our blogpost](../2022-01-25-aimdde_announce/), and <https://bonsapps.eu/> for details.

publications.md

Lines changed: 17 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4,13 +4,28 @@ title: Publications
44
subtitle:
55
---
66

7+
# 2026
8+
9+
- A. Pagani, J. Cano, H.-G. Stratigopoulos et al
10+
*'Multi-Partner Project: dAIEDGE - A Network of Excellence for Distributed, Trustworthy, Efficient and Scalable AI at the Edge'*, to appear in 2026 Design, Automation & Test in Europe Conference & Exhibition (**DATE**), Verona, Italy, April 2026.
11+
12+
- E. Cohavi, N. Bohm Agostini, J. Haris, A. Tumeo, D. Kaeli, J. Cano
13+
*'Defeat the Heap: Zero-Copy Data Movement in AXI4MLIR'*, to appear in 7th Compilers for Machine Learning Workshop (**C4ML**) co-located with **CGO**, Sydney, Australia, Jan-Feb 2026
14+
715
# 2025
816

17+
- O. V. Babalola, J. Cano, S. Deepaisarn, N. B. Truong
18+
*'FedRand: A Federated Random Forest Learning Technique for Anomaly Detection in IoT Networks'*, 24th IEEE International Conference on Trust, Security and Privacy in Computing and Communications (**TrustCom**), Guiyang, China, November 2025.
19+
920
- A. Navarro, J. Cano, J. L. Abellán, M. Acacio
10-
*'QuFi: Adaptive Tiled Gustavson Output Reuse for Edge Sparse DNN Accelerators'*, to appear in 43rd IEEE International Conference on Computer Design (**ICCD**), Dallas, USA, November 2025.
21+
*'QuFi: Adaptive Tiled Gustavson Output Reuse for Edge Sparse DNN Accelerators'*, 43rd IEEE International Conference on Computer Design (**ICCD**), Dallas, USA, November 2025.
22+
23+
- J. Haris, J. Cano
24+
*'Accelerating AI at the Edge: The Power of Efficient Hardware-Software Co-Design'*, Reach Emerging Architectures in Computing Horizons conference (**REACH**), London, UK, November 2025. [[Poster]](https://www.dcs.gla.ac.uk/~josecr/pub/2025_reach_poster.pdf) **Best Poster Award**
25+
1126

1227
- J. Haris, J. Cano
13-
*'Accelerating Transposed Convolutions on FPGA-based Edge Devices'*, to appear in 35th International Conference on Field-Programmable Logic and Applications (**FPL**), Leiden, The Netherlands, September 2025. [[Paper]](https://arxiv.org/abs/2507.07683)
28+
*'Accelerating Transposed Convolutions on FPGA-based Edge Devices'*, 35th International Conference on Field-Programmable Logic and Applications (**FPL**), Leiden, The Netherlands, September 2025. [[Paper]](https://arxiv.org/abs/2507.07683)
1429

1530
- W. Hu, P. Henderson, J. Cano
1631
*'ICE-Pruning: An Iterative Cost-Efficient Pruning Pipeline for Deep Neural Networks'*, International Joint Conference on Neural Networks (**IJCNN**), Rome, Italy, July 2025. [[Paper]](https://arxiv.org/abs/2505.07411)

0 commit comments

Comments
 (0)