Skip to content

Commit d871fdc

Browse files
committed
pascal-case-ify image names
1 parent ab9b397 commit d871fdc

4 files changed

Lines changed: 3 additions & 3 deletions

File tree

SynchronizationClock.md

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -17,7 +17,7 @@ The `Harp Synchronization Clock` is a dedicated bus that disseminates the curren
1717
- `timestamp_s` is of type U32, little-endian, and contains the previous elapsed second.
1818

1919
A sample logic trace is shown below:
20-
!["SynchClockLogicAnalyzer](./assets/synch_logic_trace.png)
20+
!["SynchClockLogicAnalyzer](./assets/SyncLogicTrace.png)
2121

2222
## Example code
2323

@@ -81,7 +81,7 @@ The physical connection is made by a simple 3.5mm audio cable.
8181
8282
The connector pinout for a device *receiving* the timestamp is shown below:
8383
84-
!["SynchReceiverSchematic](./assets/harp_clock_sync_receiver.png)
84+
!["SynchReceiverSchematic](./assets/HarpClockSyncReceiver.png)
8585
8686
A TVS diode is also suggested for ESD protection.
8787
@@ -90,7 +90,7 @@ A TVS diode is also suggested for ESD protection.
9090
9191
The schematic snippet for a device *sending* the timestamp is shown below:
9292
93-
!["SynchSenderSchematic](./assets/harp_clock_sync_sender.png)
93+
!["SynchSenderSchematic](./assets/HarpClockSyncSender.png)
9494
9595
> [!NOTE]
9696
> The device *sending* the timestamp isolates each clock output port, preventing ground loops from forming when connecting the audio jack between sender and receiver.

0 commit comments

Comments
 (0)