Skip to content

Commit d947761

Browse files
pelwellSasha Levin
authored andcommitted
ARM: dts: bcm2711: PL011 UARTs are actually r1p5
[ Upstream commit 0de0902 ] The ARM PL011 UART instances in BCM2711 are r1p5 spec, which means they have 32-entry FIFOs. The correct periphid value for this is 0x00341011. Thanks to N Buchwitz for pointing this out. Signed-off-by: Phil Elwell <phil@raspberrypi.com> Signed-off-by: Stefan Wahren <wahrenst@gmx.net> Link: https://lore.kernel.org/r/20250223125614.3592-2-wahrenst@gmx.net Fixes: 7dbe8c6 ("ARM: dts: Add minimal Raspberry Pi 4 support") Signed-off-by: Florian Fainelli <florian.fainelli@broadcom.com> Signed-off-by: Sasha Levin <sashal@kernel.org>
1 parent 77b353c commit d947761

1 file changed

Lines changed: 5 additions & 4 deletions

File tree

arch/arm/boot/dts/bcm2711.dtsi

Lines changed: 5 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -133,7 +133,7 @@
133133
clocks = <&clocks BCM2835_CLOCK_UART>,
134134
<&clocks BCM2835_CLOCK_VPU>;
135135
clock-names = "uartclk", "apb_pclk";
136-
arm,primecell-periphid = <0x00241011>;
136+
arm,primecell-periphid = <0x00341011>;
137137
status = "disabled";
138138
};
139139

@@ -144,7 +144,7 @@
144144
clocks = <&clocks BCM2835_CLOCK_UART>,
145145
<&clocks BCM2835_CLOCK_VPU>;
146146
clock-names = "uartclk", "apb_pclk";
147-
arm,primecell-periphid = <0x00241011>;
147+
arm,primecell-periphid = <0x00341011>;
148148
status = "disabled";
149149
};
150150

@@ -155,7 +155,7 @@
155155
clocks = <&clocks BCM2835_CLOCK_UART>,
156156
<&clocks BCM2835_CLOCK_VPU>;
157157
clock-names = "uartclk", "apb_pclk";
158-
arm,primecell-periphid = <0x00241011>;
158+
arm,primecell-periphid = <0x00341011>;
159159
status = "disabled";
160160
};
161161

@@ -166,7 +166,7 @@
166166
clocks = <&clocks BCM2835_CLOCK_UART>,
167167
<&clocks BCM2835_CLOCK_VPU>;
168168
clock-names = "uartclk", "apb_pclk";
169-
arm,primecell-periphid = <0x00241011>;
169+
arm,primecell-periphid = <0x00341011>;
170170
status = "disabled";
171171
};
172172

@@ -1142,6 +1142,7 @@
11421142
};
11431143

11441144
&uart0 {
1145+
arm,primecell-periphid = <0x00341011>;
11451146
interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
11461147
};
11471148

0 commit comments

Comments
 (0)