buildroot-external-microchip/board/microchip/polarberry/linux/linux_polarberry.dts at 22e2b3a289b7799f348c58906f6458860e58418d · linux4microchip/buildroot-external-microchip · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) 2020-2022 Microchip Technology Inc */

/dts-v1/;

#include "microchip/mpfs.dtsi"
#include "microchip/mpfs-polarberry-fabric.dtsi"

/* Clock frequency (in Hz) of the rtcclk */
#define MTIMER_FREQ	1000000

/ {
	model = "Microchip POLARBERRY";
	compatible = "microchip,mpfs";

	aliases {
		ethernet0 = &mac1;
		serial0 = &mmuart0;
//		spi0 = &spi0;
//		qspi = &spi0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	cpus {
		timebase-frequency = <MTIMER_FREQ>;
	};

	ddrc_cache_lo: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x2e000000>;
	};

	ddrc_cache_hi: memory@1000000000 {
		device_type = "memory";
		reg = <0x10 0x00000000 0x0 0xC0000000>;
	};
};

&mac0 {
	phy-mode = "sgmii";
	phy-handle = <&phy4>;
	status = "disabled";
};

&mac1 {
	phy-mode = "sgmii";
	phy-handle = <&phy5>;
	status = "okay";

	phy4: ethernet-phy@4 { // This PHY is connected to mac0, but the port itself is on the (optional) carrier board.
		reg = <4>;
	};

	phy5: ethernet-phy@5 { // This PHY is connected to mac1, but the port itself is on the SOM (PolarBerry) board.
		reg = <5>;
	};
};

&mbox {
	status = "okay";
};

&mmc {
	bus-width = <4>;
	disable-wp;
	cap-sd-highspeed;
	cap-mmc-highspeed;
	mmc-ddr-1_8v;
	mmc-hs200-1_8v;
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	status = "okay";
};

&i2c0 {
	// 0x72 = SI538A-B-GM

    status = "okay";
};

&i2c1 {
    status = "okay";
};

&spi0 {
	status = "okay";

	flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;

		compatible = "n25q00a";
		reg = <0x0>;

		spi-max-frequency = <10000000>;

		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <1>;

		partition@0 {
			label = "qspi-fsbl-uboot";
			reg = <0x0 0x2000000>; //32Mb
		};

		partition@2000000 {
			label = "qspi-linux";
			reg = <0x2000000 0x6000000>; //96Mb
		};
	};
};


&can0 {
	status = "okay";
};

&can1 {
	status = "okay";
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&mmuart0 {
	status = "okay";
};

&mmuart1 {
	status = "okay";
};

&refclk {
	clock-frequency = <125000000>;
};

&rtc {
	status = "okay";
};

&syscontroller {
	status = "okay";
};