Skip to content

Commit ddb6256

Browse files
vijendarmukundaplbossart
authored andcommitted
ASoC: SOF: amd: increase DSP cache window range
Increase DSP cache window range to 2.5MB to align with ACP memory. Signed-off-by: Vijendar Mukunda <Vijendar.Mukunda@amd.com>
1 parent fc902a8 commit ddb6256

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

sound/soc/sof/amd/acp.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -84,7 +84,7 @@
8484
#define EXCEPT_MAX_HDR_SIZE 0x400
8585
#define AMD_STACK_DUMP_SIZE 32
8686

87-
#define SRAM1_SIZE 0x13A000
87+
#define SRAM1_SIZE 0x280000
8888
#define PROBE_STATUS_BIT BIT(31)
8989

9090
#define ACP_FIRMWARE_SIGNATURE 0x100

0 commit comments

Comments
 (0)