Skip to content

Commit 09acf34

Browse files
committed
drivers/gpu/drm/amd/display/dc/hwss/dcn32/dcn32_hwseq.c: set ODM H div mode to manual on FRL
1 parent 6016221 commit 09acf34

1 file changed

Lines changed: 5 additions & 0 deletions

File tree

drivers/gpu/drm/amd/display/dc/hwss/dcn32/dcn32_hwseq.c

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1148,6 +1148,11 @@ void dcn32_update_odm(struct dc *dc, struct dc_state *context, struct pipe_ctx *
11481148
pipe_ctx->stream_res.tg->funcs->set_odm_bypass(
11491149
pipe_ctx->stream_res.tg, &pipe_ctx->stream->timing);
11501150

1151+
/* no idea if this is the correct logic. but windows seems to pick manual mode */
1152+
if (dc_is_hdmi_frl_signal(pipe_ctx->stream->signal))
1153+
pipe_ctx->stream_res.tg->funcs->set_h_timing_div_manual_mode(
1154+
pipe_ctx->stream_res.tg, true);
1155+
11511156
for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) {
11521157
odm_pipe->stream_res.opp->funcs->opp_pipe_clock_control(
11531158
odm_pipe->stream_res.opp,

0 commit comments

Comments
 (0)