We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 4786d22 commit 667c426Copy full SHA for 667c426
1 file changed
zjit/src/disasm_x86_64.rs
@@ -639,7 +639,7 @@ impl<'a> DisassemblerX64<'a> {
639
let (modd, _regop, rm) = self.get_modrm(modrm);
640
641
// For mod==3, use the direct_register_name; otherwise use cpu reg for addresses
642
- let reg_name_for = |me: &Self, r: usize, mod3: bool| -> &'static str {
+ let reg_name_for = |_me: &Self, r: usize, mod3: bool| -> &'static str {
643
if mod3 {
644
match register_name_fn {
645
1 => name_of_byte_cpu_register(r),
@@ -812,7 +812,7 @@ impl<'a> DisassemblerX64<'a> {
812
813
// -- F6/F7 instruction --
814
fn f6f7_instruction(&mut self) -> usize {
815
- let opcode = self.read_u8();
+ let _opcode = self.read_u8();
816
let modrm = self.peek();
817
let (modd, regop, rm) = self.get_modrm(modrm);
818
static MNEMONICS: &[Option<&str>] = &[
0 commit comments