|
| 1 | +/* SPDX-License-Identifier: BSD-3-Clause */ |
| 2 | +/* |
| 3 | + * Copyright(c) 2024 MediaTek. All rights reserved. |
| 4 | + * |
| 5 | + * Author: Andrew Perepech <andrew.perepech@mediatek.com> |
| 6 | + */ |
| 7 | + |
| 8 | +#ifdef __SOF_LIB_MAILBOX_H__ |
| 9 | + |
| 10 | +#ifndef __PLATFORM_LIB_MAILBOX_H__ |
| 11 | +#define __PLATFORM_LIB_MAILBOX_H__ |
| 12 | + |
| 13 | +#include <sof/lib/memory.h> |
| 14 | +#include <stddef.h> |
| 15 | +#include <stdint.h> |
| 16 | + |
| 17 | +/* |
| 18 | + * The Window Region on MT8365 SRAM is organised like this :- |
| 19 | + * +--------------------------------------------------------------------------+ |
| 20 | + * | Offset | Region | Size | |
| 21 | + * +---------------------+----------------+-----------------------------------+ |
| 22 | + * | SRAM_TRACE_BASE | Trace Buffer | SRAM_TRACE_SIZE | |
| 23 | + * +---------------------+----------------+-----------------------------------+ |
| 24 | + * | SRAM_DEBUG_BASE | Debug data | SRAM_DEBUG_SIZE | |
| 25 | + * +---------------------+----------------+-----------------------------------+ |
| 26 | + * | SRAM_INBOX_BASE | Inbox | SRAM_INBOX_SIZE | |
| 27 | + * +---------------------+----------------+-----------------------------------+ |
| 28 | + * | SRAM_OUTBOX_BASE | Outbox | SRAM_MAILBOX_SIZE | |
| 29 | + * +---------------------+----------------+-----------------------------------+ |
| 30 | + */ |
| 31 | + |
| 32 | +#define MAILBOX_DSPBOX_SIZE SRAM_OUTBOX_SIZE |
| 33 | +#define MAILBOX_DSPBOX_BASE SRAM_OUTBOX_BASE |
| 34 | +#define MAILBOX_DSPBOX_OFFSET SRAM_OUTBOX_OFFSET |
| 35 | + |
| 36 | +#define MAILBOX_HOSTBOX_SIZE SRAM_INBOX_SIZE |
| 37 | +#define MAILBOX_HOSTBOX_BASE SRAM_INBOX_BASE |
| 38 | +#define MAILBOX_HOSTBOX_OFFSET SRAM_INBOX_OFFSET |
| 39 | + |
| 40 | +#define MAILBOX_DEBUG_SIZE SRAM_DEBUG_SIZE |
| 41 | +#define MAILBOX_DEBUG_BASE SRAM_DEBUG_BASE |
| 42 | +#define MAILBOX_DEBUG_OFFSET SRAM_DEBUG_OFFSET |
| 43 | + |
| 44 | +#define MAILBOX_TRACE_SIZE SRAM_TRACE_SIZE |
| 45 | +#define MAILBOX_TRACE_BASE SRAM_TRACE_BASE |
| 46 | +#define MAILBOX_TRACE_OFFSET SRAM_TRACE_OFFSET |
| 47 | + |
| 48 | +#define MAILBOX_EXCEPTION_SIZE SRAM_EXCEPT_SIZE |
| 49 | +#define MAILBOX_EXCEPTION_BASE SRAM_EXCEPT_BASE |
| 50 | +#define MAILBOX_EXCEPTION_OFFSET SRAM_EXCEPT_OFFSET |
| 51 | + |
| 52 | +#define MAILBOX_STREAM_SIZE SRAM_STREAM_SIZE |
| 53 | +#define MAILBOX_STREAM_BASE SRAM_STREAM_BASE |
| 54 | +#define MAILBOX_STREAM_OFFSET SRAM_STREAM_OFFSET |
| 55 | + |
| 56 | +static inline void mailbox_sw_reg_write(size_t offset, uint32_t src) |
| 57 | +{ |
| 58 | + volatile uint32_t *ptr; |
| 59 | + |
| 60 | + ptr = (volatile uint32_t *)(MAILBOX_DEBUG_BASE + offset); |
| 61 | + *ptr = src; |
| 62 | +} |
| 63 | + |
| 64 | +static inline uint32_t mailbox_sw_reg_read(size_t offset) |
| 65 | +{ |
| 66 | + volatile uint32_t *ptr; |
| 67 | + |
| 68 | + ptr = (volatile uint32_t *)(MAILBOX_DEBUG_BASE + offset); |
| 69 | + |
| 70 | + return *ptr; |
| 71 | +} |
| 72 | + |
| 73 | + #define ADSP_IPI_OP_REQ 0x1 |
| 74 | + #define ADSP_IPI_OP_RSP 0x2 |
| 75 | +void trigger_irq_to_host_req(void); |
| 76 | +void trigger_irq_to_host_rsp(void); |
| 77 | + |
| 78 | +#endif /* __PLATFORM_LIB_MAILBOX_H__ */ |
| 79 | + |
| 80 | +#else |
| 81 | + |
| 82 | +#error "This file shouldn't be included from outside of sof/lib/mailbox.h" |
| 83 | + |
| 84 | +#endif /* __SOF_LIB_MAILBOX_H__ */ |
0 commit comments