Skip to content
This repository was archived by the owner on Jan 17, 2019. It is now read-only.

Commit 282a318

Browse files
authored
Merge pull request #80 from xiulipan/pr/up2hdmi
topology: enable hdmi support on UP2 board
2 parents c0a881a + 97ae708 commit 282a318

1 file changed

Lines changed: 60 additions & 0 deletions

File tree

topology/sof-apl-pcm512x.m4

Lines changed: 60 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,7 @@ include(`utils.m4')
77
include(`dai.m4')
88
include(`pipeline.m4')
99
include(`ssp.m4')
10+
include(`hda.m4')
1011

1112
# Include TLV library
1213
include(`common/tlv.m4')
@@ -25,35 +26,94 @@ DEBUG_START
2526
# PCM0 ----> volume -----> SSP5 (pcm512x)
2627
#
2728

29+
dnl PIPELINE_PCM_ADD(pipeline,
30+
dnl pipe id, pcm, max channels, format,
31+
dnl frames, deadline, priority, core)
32+
2833
# Low Latency playback pipeline 1 on PCM 0 using max 2 channels of s32le.
2934
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
3035
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
3136
1, 0, 2, s32le,
3237
48, 1000, 0, 0)
3338

39+
# Low Latency playback pipeline 2 on PCM 1 using max 2 channels of s32le.
40+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
41+
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
42+
2, 1, 2, s32le,
43+
48, 1000, 0, 0)
44+
45+
# Low Latency playback pipeline 3 on PCM 2 using max 2 channels of s32le.
46+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
47+
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
48+
3, 2, 2, s32le,
49+
48, 1000, 0, 0)
50+
51+
# Low Latency playback pipeline 4 on PCM 3 using max 2 channels of s32le.
52+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
53+
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
54+
4, 3, 2, s32le,
55+
48, 1000, 0, 0)
56+
3457
#
3558
# DAIs configuration
3659
#
3760

61+
dnl DAI_ADD(pipeline,
62+
dnl pipe id, dai type, dai_index, dai_be,
63+
dnl buffer, periods, format,
64+
dnl frames, deadline, priority, core)
65+
3866
# playback DAI is SSP5 using 2 periods
3967
# Buffers use s24le format, with 48 frame per 1000us on core 0 with priority 0
4068
DAI_ADD(sof/pipe-dai-playback.m4,
4169
1, SSP, 5, SSP5-Codec,
4270
PIPELINE_SOURCE_1, 2, s24le,
4371
48, 1000, 0, 0)
4472

73+
# playback DAI is iDisp1 using 2 periods
74+
# Buffers use s32le format, with 48 frame per 1000us on core 0 with priority 0
75+
DAI_ADD(sof/pipe-dai-playback.m4,
76+
2, HDA, 0, iDisp1,
77+
PIPELINE_SOURCE_2, 2, s32le,
78+
48, 1000, 0, 0)
79+
80+
# playback DAI is iDisp2 using 2 periods
81+
# Buffers use s32le format, with 48 frame per 1000us on core 0 with priority 0
82+
DAI_ADD(sof/pipe-dai-playback.m4,
83+
3, HDA, 1, iDisp2,
84+
PIPELINE_SOURCE_3, 2, s32le,
85+
48, 1000, 0, 0)
86+
87+
# playback DAI is iDisp3 using 2 periods
88+
# Buffers use s32le format, with 48 frame per 1000us on core 0 with priority 0
89+
DAI_ADD(sof/pipe-dai-playback.m4,
90+
4, HDA, 2, iDisp3,
91+
PIPELINE_SOURCE_4, s32le,
92+
48, 1000, 0, 0)
93+
4594
# PCM Low Latency, id 0
95+
dnl PCM_PLAYBACK_ADD(name, pcm_id, playback)
4696
PCM_PLAYBACK_ADD(Port5, 0, PIPELINE_PCM_1)
97+
PCM_PLAYBACK_ADD(HDMI1, 1, PIPELINE_PCM_2)
98+
PCM_PLAYBACK_ADD(HDMI2, 2, PIPELINE_PCM_3)
99+
PCM_PLAYBACK_ADD(HDMI3, 3, PIPELINE_PCM_4)
47100

48101
#
49102
# BE configurations - overrides config in ACPI if present
50103
#
51104

105+
#SSP 5 (ID: 0)
52106
DAI_CONFIG(SSP, 5, 0, SSP5-Codec,
53107
SSP_CONFIG(I2S, SSP_CLOCK(mclk, 24576000, codec_mclk_in),
54108
SSP_CLOCK(bclk, 3072000, codec_slave),
55109
SSP_CLOCK(fsync, 48000, codec_slave),
56110
SSP_TDM(2, 32, 3, 3),
57111
SSP_CONFIG_DATA(SSP, 5, 24)))
58112

113+
# 3 HDMI/DP outputs (ID: 1,2,3)
114+
dnl HDA_DAI_CONFIG(dai_index, link_id, name)
115+
HDA_DAI_CONFIG(0, 1, iDisp1)
116+
HDA_DAI_CONFIG(1, 2, iDisp2)
117+
HDA_DAI_CONFIG(2, 3, iDisp3)
118+
59119
DEBUG_END

0 commit comments

Comments
 (0)