Skip to content
This repository was archived by the owner on Jan 17, 2019. It is now read-only.

Commit 8dc01f7

Browse files
committed
topology: add topology file for hda generic machine
Signed-off-by: Keyon Jie <yang.jie@linux.intel.com>
1 parent 60c3937 commit 8dc01f7

2 files changed

Lines changed: 144 additions & 0 deletions

File tree

topology/Makefile.am

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -20,6 +20,7 @@ MACHINES = \
2020
sof-cht-nocodec.tplg \
2121
sof-cht-max98090.tplg \
2222
sof-apl-hdmi.tplg \
23+
sof-hda-generic.tplg \
2324
sof-apl-nocodec.tplg \
2425
sof-byt-nocodec.tplg \
2526
sof-bdw-rt286.tplg \
@@ -57,6 +58,7 @@ EXTRA_DIST = \
5758
sof-cht-nocodec.m4 \
5859
sof-cht-max98090.m4 \
5960
sof-apl-hdmi.m4 \
61+
sof-hda-generic.m4 \
6062
sof-apl-nocodec.m4 \
6163
sof-byt-nocodec.m4 \
6264
sof-bdw-rt286.m4 \

topology/sof-hda-generic.m4

Lines changed: 142 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,142 @@
1+
#
2+
# Topology for SKL+ HDA Generic machine
3+
#
4+
5+
# Include topology builder
6+
include(`utils.m4')
7+
include(`dai.m4')
8+
include(`pipeline.m4')
9+
include(`hda.m4')
10+
11+
# Include TLV library
12+
include(`common/tlv.m4')
13+
14+
# Include Token library
15+
include(`sof/tokens.m4')
16+
17+
# Include bxt DSP configuration
18+
include(`platform/intel/bxt.m4')
19+
20+
#
21+
# Define the pipelines
22+
#
23+
# PCM0 <---> volume (pipe 1,2) <----> HDA Analog (HDA Analog playback/capture)
24+
# PCM1 <---> volume (pipe 3,4) <----> HDA Digital (HDA Digital playback/capture)
25+
# PCM3 ----> volume (pipe 7) -----> iDisp1 (HDMI/DP playback, BE link 3)
26+
# PCM4 ----> Volume (pipe 8) -----> iDisp2 (HDMI/DP playback, BE link 4)
27+
# PCM5 ----> volume (pipe 9) -----> iDisp3 (HDMI/DP playback, BE link 5)
28+
#
29+
30+
# Low Latency playback pipeline 1 on PCM 0 using max 2 channels of s32le.
31+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
32+
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
33+
1, 0, 2, s32le,
34+
48, 1000, 0, 0)
35+
36+
# Low Latency capture pipeline 2 on PCM 0 using max 2 channels of s32le.
37+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
38+
PIPELINE_PCM_ADD(sof/pipe-volume-capture.m4,
39+
2, 0, 2, s32le,
40+
48, 1000, 0, 0)
41+
42+
# Low Latency playback pipeline 3 on PCM 1 using max 2 channels of s32le.
43+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
44+
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
45+
3, 1, 2, s32le,
46+
48, 1000, 0, 0)
47+
48+
# Low Latency capture pipeline 4 on PCM 1 using max 2 channels of s32le.
49+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
50+
PIPELINE_PCM_ADD(sof/pipe-volume-capture.m4,
51+
4, 1, 2, s32le,
52+
48, 1000, 0, 0)
53+
54+
# Low Latency playback pipeline 7 on PCM 3 using max 2 channels of s32le.
55+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
56+
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
57+
7, 3, 2, s32le,
58+
48, 1000, 0, 0)
59+
60+
# Low Latency playback pipeline 8 on PCM 4 using max 2 channels of s32le.
61+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
62+
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
63+
8, 4, 2, s32le,
64+
48, 1000, 0, 0)
65+
66+
# Low Latency playback pipeline 9 on PCM 5 using max 2 channels of s32le.
67+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
68+
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
69+
9, 5, 2, s32le,
70+
48, 1000, 0, 0)
71+
72+
#
73+
# DAIs configuration
74+
#
75+
76+
# playback DAI is HDA Analog using 2 periods
77+
# Buffers use s32le format, with 48 frame per 1000us on core 0 with priority 0
78+
DAI_ADD(sof/pipe-dai-playback.m4,
79+
1, HDA, 0, Analog Playback and Capture,
80+
PIPELINE_SOURCE_1, 2, s32le,
81+
48, 1000, 0, 0)
82+
83+
# capture DAI is HDA Analog using 2 periods
84+
# Buffers use s32le format, with 48 frame per 1000us on core 0 with priority 0
85+
DAI_ADD(sof/pipe-dai-capture.m4,
86+
2, HDA, 0, Analog Playback and Capture,
87+
PIPELINE_SINK_2, 2, s32le,
88+
48, 1000, 0, 0)
89+
90+
# playback DAI is HDA Digital using 2 periods
91+
# Buffers use s32le format, with 48 frame per 1000us on core 0 with priority 0
92+
DAI_ADD(sof/pipe-dai-playback.m4,
93+
3, HDA, 1, Digital Playback and Capture,
94+
PIPELINE_SOURCE_3, 2, s32le,
95+
48, 1000, 0, 0)
96+
97+
# capture DAI is HDA Digital using 2 periods
98+
# Buffers use s32le format, with 48 frame per 1000us on core 0 with priority 0
99+
DAI_ADD(sof/pipe-dai-capture.m4,
100+
4, HDA, 1, Digital Playback and Capture,
101+
PIPELINE_SINK_4, 2, s32le,
102+
48, 1000, 0, 0)
103+
104+
# playback DAI is iDisp1 using 2 periods
105+
# Buffers use s32le format, with 48 frame per 1000us on core 0 with priority 0
106+
DAI_ADD(sof/pipe-dai-playback.m4,
107+
7, HDA, 3, iDisp1,
108+
PIPELINE_SOURCE_7, 2, s32le,
109+
48, 1000, 0, 0)
110+
111+
# playback DAI is iDisp2 using 2 periods
112+
# Buffers use s32le format, with 48 frame per 1000us on core 0 with priority 0
113+
DAI_ADD(sof/pipe-dai-playback.m4,
114+
8, HDA, 4, iDisp2,
115+
PIPELINE_SOURCE_8, 2, s32le,
116+
48, 1000, 0, 0)
117+
118+
# playback DAI is iDisp3 using 2 periods
119+
# Buffers use s32le format, with 48 frame per 1000us on core 0 with priority 0
120+
DAI_ADD(sof/pipe-dai-playback.m4,
121+
9, HDA, 5, iDisp3,
122+
PIPELINE_SOURCE_9, 2, s32le,
123+
48, 1000, 0, 0)
124+
125+
PCM_DUPLEX_ADD(HDA Analog, 0, PIPELINE_PCM_1, PIPELINE_PCM_2)
126+
PCM_DUPLEX_ADD(HDA Digital, 1, PIPELINE_PCM_3, PIPELINE_PCM_4)
127+
PCM_PLAYBACK_ADD(HDMI1, 3, PIPELINE_PCM_7)
128+
PCM_PLAYBACK_ADD(HDMI2, 4, PIPELINE_PCM_8)
129+
PCM_PLAYBACK_ADD(HDMI3, 5, PIPELINE_PCM_9)
130+
131+
#
132+
# BE configurations - overrides config in ACPI if present
133+
#
134+
135+
# HDA outputs
136+
HDA_DAI_CONFIG(0, 4, Analog Playback and Capture)
137+
HDA_DAI_CONFIG(1, 5, Digital Playback and Capture)
138+
# 3 HDMI/DP outputs (ID: 3,4,5)
139+
HDA_DAI_CONFIG(3, 1, iDisp1)
140+
HDA_DAI_CONFIG(4, 2, iDisp2)
141+
HDA_DAI_CONFIG(5, 3, iDisp3)
142+

0 commit comments

Comments
 (0)