Skip to content
This repository was archived by the owner on Jan 17, 2019. It is now read-only.

Commit b5abe71

Browse files
committed
topology: initial topology file for UP^2
Signed-off-by: Keyon Jie <yang.jie@linux.intel.com>
1 parent 6da473e commit b5abe71

2 files changed

Lines changed: 97 additions & 2 deletions

File tree

topology/Makefile.am

Lines changed: 4 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -29,7 +29,8 @@ MACHINES = \
2929
sof-byt-da7213.tplg \
3030
sof-cnl-rt274.tplg \
3131
sof-hsw-rt5640.tplg \
32-
sof-apl-tdf8532.tplg
32+
sof-apl-tdf8532.tplg \
33+
sof-apl-pcm512x.tplg
3334

3435
# Uncomment the following line if you want to debug conf files
3536
.PRECIOUS: %.conf
@@ -59,4 +60,5 @@ EXTRA_DIST = \
5960
sof-byt-da7213.m4 \
6061
sof-cnl-rt274.m4 \
6162
sof-hsw-rt5640.m4 \
62-
sof-apl-tdf8532.m4
63+
sof-apl-tdf8532.m4 \
64+
sof-apl-pcm512x.m4

topology/sof-apl-pcm512x.m4

Lines changed: 93 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,93 @@
1+
#
2+
# Topology for generic Apollolake UP^2 with pcm512x codec.
3+
#
4+
5+
# Include topology builder
6+
include(`utils.m4')
7+
include(`dai.m4')
8+
include(`pipeline.m4')
9+
include(`ssp.m4')
10+
11+
# Include TLV library
12+
include(`common/tlv.m4')
13+
14+
# Include Token library
15+
include(`sof/tokens.m4')
16+
17+
# Include Apollolake DSP configuration
18+
include(`platform/intel/bxt.m4')
19+
include(`platform/intel/dmic.m4')
20+
21+
#
22+
# Define the pipelines
23+
#
24+
# PCM0 <---- volume <----- DMIC0 (SSP3)
25+
# PCM1 ----> volume -----> SSP5 (pcm512x)
26+
# <---- volume <----- SSP5
27+
#
28+
29+
# Low Latency capture pipeline 1 on PCM 0 using max 4 channels of s32le.
30+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
31+
PIPELINE_PCM_DAI_ADD(sof/pipe-volume-capture.m4,
32+
1, 0, 4, s32le,
33+
48, 1000, 0, 0, DMIC, 0, s32le, 2)
34+
35+
# Low Latency playback pipeline 2 on PCM 1 using max 2 channels of s16le.
36+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
37+
PIPELINE_PCM_DAI_ADD(sof/pipe-volume-playback.m4,
38+
2, 1, 2, s16le,
39+
48, 1000, 0, 0, SSP, 5, s16le, 2)
40+
41+
# Low Latency capture pipeline 3 on PCM 1 using max 2 channels of s16le.
42+
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
43+
PIPELINE_PCM_DAI_ADD(sof/pipe-volume-capture.m4,
44+
3, 1, 2, s16le,
45+
48, 1000, 0, 0, SSP, 5, s16le, 2)
46+
47+
48+
#
49+
# DAIs configuration
50+
#
51+
52+
# capture DAI is DMIC0 using 2 periods
53+
# Buffers use s16le format, with 48 frame per 1000us on core 0 with priority 0
54+
DAI_ADD(sof/pipe-dai-capture.m4,
55+
1, DMIC, 0, DMIC0,
56+
PIPELINE_SINK_1, 2, s32le,
57+
48, 1000, 0, 0)
58+
59+
# playback DAI is SSP5 using 2 periods
60+
# Buffers use s16le format, with 48 frame per 1000us on core 0 with priority 0
61+
DAI_ADD(sof/pipe-dai-playback.m4,
62+
2, SSP, 5, SSP5-Codec,
63+
PIPELINE_SOURCE_2, 2, s16le,
64+
48, 1000, 0, 0)
65+
66+
# capture DAI is SSP5 using 2 periods
67+
# Buffers use s16le format, with 48 frame per 1000us on core 0 with priority 0
68+
DAI_ADD(sof/pipe-dai-capture.m4,
69+
3, SSP, 5, SSP5-Codec,
70+
PIPELINE_SINK_3, 2, s16le,
71+
48, 1000, 0, 0)
72+
73+
74+
# PCM Low Latency, id 0
75+
PCM_CAPTURE_ADD(Dmic0, 0, 0, 0, PIPELINE_PCM_1)
76+
PCM_DUPLEX_ADD(Port5, 1, 1, 1, PIPELINE_PCM_2, PIPELINE_PCM_3)
77+
78+
#
79+
# BE configurations - overrides config in ACPI if present
80+
#
81+
82+
DAI_CONFIG(DMIC, 0, 0, DMIC0,
83+
DMIC_CONFIG(1, 500000, 4800000, 40, 60, 48000,
84+
DMIC_WORD_LENGTH(s32le), DMIC, 0,
85+
PDM_CONFIG(DMIC, 0, FOUR_CH_PDM0_PDM1)))
86+
87+
DAI_CONFIG(SSP, 5, 1, SSP5-Codec,
88+
SSP_CONFIG(I2S, SSP_CLOCK(mclk, 24576000, codec_mclk_in),
89+
SSP_CLOCK(bclk, 1536000, codec_slave),
90+
SSP_CLOCK(fsync, 48000, codec_slave),
91+
SSP_TDM(2, 16, 3, 3),
92+
SSP_CONFIG_DATA(SSP, 5, 16)))
93+

0 commit comments

Comments
 (0)