Skip to content
View AnoushkaTripathi's full-sized avatar
๐ŸŽฏ
Focusing
๐ŸŽฏ
Focusing

Organizations

@Monk9-tech

Block or report AnoushkaTripathi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please donโ€™t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
AnoushkaTripathi/README.md

Hi there, I'm Anoushka Tripathi! ๐Ÿ‘‹

image

Welcome to my GitHub profile! I'm a passionate VLSI engineer with a love for designing and optimizing digital circuits and systems.

Presently working as VLSI Engineer at Monk9 Tech

DIR-V SYMPOSIUM HACKATHON WINNER 2025 : Core/SoC Enhancement

WhatsApp Image 2025-03-08 at 7 57 38 AM (1)

๐Ÿ› ๏ธ Technologies & Tools

FPGA VIVADO HLS Machine Learning Verilog RISC-V Python Git C C++

๐Ÿš€ Projects

๐Ÿ’ฌ Get in Touch

Pinned Loading

  1. NIELIT-INTERNSHIP-ON-HLS-PROGRAMMING NIELIT-INTERNSHIP-ON-HLS-PROGRAMMING Public

    In this VLSI design course, we explored topics such as HLS programming, combination circuits, sequential circuits, and a capstone project. From high-level synthesis to hands-on application, this coโ€ฆ

    C++ 12

  2. VSD_SQUADRON_MINI_RISCV_RESEARCH_INTERNSHIP VSD_SQUADRON_MINI_RISCV_RESEARCH_INTERNSHIP Public

    A hands-on program focusing on RISC-V development, including tasks from software setup to creating and demonstrating practical application using RISC V processor.

    C 11

  3. NASSCOM-RISC-V-based-MYTH-program NASSCOM-RISC-V-based-MYTH-program Public

    Learn digital logic design from basics to pipelines using TL-Verilog and Makerchip โ€” fast, practical, and beginner-friendly! ๐Ÿš€

    8

  4. NASSCOM-VSD-SoC-design-Program NASSCOM-VSD-SoC-design-Program Public

    In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transfer Level (RTL) to the Graphical Data System (GDS)

    20 4

  5. DIR_V_HACKATHON DIR_V_HACKATHON Public

    DIR_V_HACKATHON

    Verilog 8 1

  6. VSD_TCL_PROGRAMMING_WORKSHOP VSD_TCL_PROGRAMMING_WORKSHOP Public

    Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as front-end design descriptors.

    Verilog 4