Skip to content
View AshrinAnwar's full-sized avatar

Block or report AshrinAnwar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AshrinAnwar/README.md

Hi there 👋 I'm Ashrin

🎓 Final-year Electronics and Communication Engineering student

💡 Passionate about VLSI | Embedded Systems | AI + Hardware Integration
🛠️ Building hobby + academic projects that merge code, circuits, and creativity
🌐 Always curious, always learning!

🌐 Socials:

Instagram LinkedIn email

💻 Tech Stack:

C Python NumPy Pandas Arduino

📊 GitHub Stats:



🏆 GitHub Trophies

🔝 Top Contributed Repo

Popular repositories Loading

  1. FPGA-ALU-Basys3-MiniProject FPGA-ALU-Basys3-MiniProject Public

    Design and implementation of 4-bit and 8-bit ALU using Verilog HDL on Basys 3 FPGA board.

    Verilog

  2. AI-Smart-Security-System AI-Smart-Security-System Public

    Arduino-based smart home security system with AI-style command control

    C++

  3. AshrinAnwar AshrinAnwar Public

  4. 32bit-risc-processor-verilog 32bit-risc-processor-verilog Public

    Design and FPGA implementation of 32-bit RISC processor using verilog HDL.

    Tcl