RISC-V-Bus-Based-Architecture-with-Microprogramming-Enhancement

Designed and implemented a RISC-V bus-based architecture with microprogramming features using Verilog. Enhanced the processor's performance and flexibility by integrating microprogramming capabilities into the design.

Data Path