Skip to content
Closed
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
12 changes: 12 additions & 0 deletions docs/reference-matrix.md
Original file line number Diff line number Diff line change
Expand Up @@ -207,6 +207,18 @@ SSD/OS systems columns.
| **A1 / Agent Skills** @ `69ef37e9424c0a7ea9dd2293b559e43ec8176379` | reference; Dot A-approved minimal consumption | Specification frontmatter/body/progressive disclosure and client guide catalog/activation/resource sections directly verified 2026-10-15; format guidance, not an execution permission grant | `src/inferrsi/skill_catalog.py`, existing CLI/arguments; metadata projection + explicit selection + resource resolution; no installer/router/client configuration |
| **CR6 / Stas Bekman ML Engineering Open Book** @ `ee7517e0f562ff0e7d56c3e88c619d0c0c496ba7` (CC BY-SA 4.0 declared by source skill) | expert methodology | `skills/ml-engineering/SKILL.md` scoped principles, `skills/evaluate-cluster/SKILL.md` first 100 lines, targeted performance README MFU/HFU/NUMA/GC sections; scripts identified only, excluded storage/input/recovery lanes not mined | `training-resource-budget` + explicitly attributed/share-alike `references/stas-decision-notes.md`; Accelerator/RAM/Network/OS diagnosis and proposed verification, no local results |

### Foundational mechanism decisions

The [six-case guide](../src/inferrsi/data/skill_library/methods/optimization-search-policy/references/foundational-mechanism-decisions.md)
consolidates existing vLLM admission/KV ledgers at `7f730b4cea9a66520a9200265928ebe016b48a39`,
Orca OSDI22/FastServe v3, the LMCache MP historical prefix `c3b875a`,
the Qwen B300 H6/H7 rejection record at `d51c941dc57807c1e16ea698cd9291f414110c45`,
Alpa v3 and AFD eager dense-FFN at `df8d6a0c403c3ca1b4ed9cf1687e7204908bebec`.
This adds decision navigation under `optimization-search-policy`, not new primary
inspection, a duplicate domain procedure or a selector. Original readsets,
inspection dates, historical-observation scope and candidate/not_run states remain
with the linked owners. No new hardware/resource qualification follows.

### Reviewed paper methodology and cases

The following paper versions supplement, rather than replace or certify, the
Expand Down
2 changes: 1 addition & 1 deletion docs/searchspace-matrix.md
Original file line number Diff line number Diff line change
Expand Up @@ -42,7 +42,7 @@ The primary compute and HBM resource. Most current work lives here.
| **Diagnose / Configure / Verify** | AKG static CUDA Affine loop tails: effective target/option gates, full point-loop bounds and protected input/output accesses | [kernel-writing-guide](../src/inferrsi/data/skill_library/methods/kernel-writing-guide/SKILL.md) | [Tail-guard reference](../src/inferrsi/data/skill_library/methods/kernel-writing-guide/references/akg-affine-tail-guards.md): separation precedence, non-divisible fixture and diagnostic boundary | AKG @ 5aa15f3fe4d856eb60cd3b27447e04f5f1fb4dff; source + FileCheck expectations only | Candidate; compiler/IR command, CUDA runtime and agent efficacy not run; no new measured coverage |
| **Optimize** | Operator-level: staged accuracy-gated tuning campaign (code-level → scheduling → instruction-level), metric→action routing; AscendC tiling design per operator class (reduction/broadcast/elewise/matmul/conversion) | `ascend-operator-tuning`, `ascendc-tiling-design` | PyPTO frontend/swimlane/incore playbooks; fullload-vs-split, four-element tiling template, chip-generation (DAV_2201/3510) routing | awesome-ascend-skills pypto-op-perf-tune + ascendc-tiling-design @ 75ec89c | 🟢 |
| **Optimize** | Casebook of past NPU optimization decisions: AI-CPU fallback, memory-bound, comm-exposed, graph-compilation, scheduling idle gaps | `ascend-optimization-casebook`, `inference-optimization-casebook` | Five bottleneck classes with symptom→diagnosis→action→evidence schema | MindIE-SD profiling-analyze + dit-perf-opt + perf-gate + dit-parallel-opt @ 8481d39b | 🟢 |
| **Optimize** | Bounded experiment selection, distinct mechanism hypotheses, incumbent preservation and final-artifact integrity | `optimization-search-policy` | Methodology provenance stays in Reference Matrix §2; no hardware coverage from agent-paper scores | vllm-evolve @ 43cc82c; scoped A/F paper amendments | 🟢 (procedure only) |
| **Optimize** | Bounded experiment selection, distinct mechanism hypotheses, incumbent preservation and final-artifact integrity; scheduling, caching/reuse and parallelism/pipelining decision navigation | [optimization-search-policy](../src/inferrsi/data/skill_library/methods/optimization-search-policy/SKILL.md) | [Six bounded cases](../src/inferrsi/data/skill_library/methods/optimization-search-policy/references/foundational-mechanism-decisions.md); training-only and historical-negative boundaries retained | Existing owner ledgers consolidated; provenance stays in Reference Matrix §2; no new hardware coverage or automatic selection; vllm-evolve @ 43cc82c; scoped A/F paper amendments and linked existing cases | 🟢 (candidate procedure; mechanism selection/efficacy not evaluated) |
| **Optimize** | Bounded multistream overlap: dependency-DAG constrained (data/state/event/collective_order edges; shared input ≠ dependency), minimal-first, execution-mode sync contract (eager streams vs TorchAir) | `cann-attribution-overlap` | Metric separation (wall / union-of-busy / summed durations / summed duration+wait; repeated-instance product = estimate); device-memory domain qualification; formula conflicts carried unresolved | cann/oam-tools @ 8440935f (pack-mediated, wave 6) | 🟢 |
| **Verify** | Evidence taxonomy (L0 correctness → L5 production), claim-evidence matching | `dense-performance-evidence`, `rsi-evidence`, `claim-contract` | InferRSI PASS/FAIL/INCONCLUSIVE protocol | InferRSI @ 4c8e1285 | 🟢 |
| **Diagnose / Verify** | Fixed-stage PyTorch/Ascend model report: bind current stage and actually loaded candidate to quality-validator output and comparable baseline | [ascend-performance-analysis](../src/inferrsi/data/skill_library/hardware/ascend/ascend-performance-analysis/SKILL.md) | [Stage-evidence rule](../src/inferrsi/data/skill_library/hardware/ascend/ascend-performance-analysis/references/cannbot-stage-evidence.md): workflow instructions versus registered marker/keyword checks; completion is not numerical validation | canonical cann/cannbot @ c0e2ad23ee1a73e3c0f84c8df1cc459e2aae3110; selected CANN-2.0 scope | Candidate procedure only; host/model/backend not_run, agent efficacy not evaluated; no new measured coverage |
Expand Down
4 changes: 2 additions & 2 deletions src/inferrsi/data/repo_packs/inferrsi/knowledge/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -15,7 +15,7 @@ These are knowledge abstracts (`--kind knowledge`), with namespaced package
IDs distinct from explicitly selected `checkout_ref` skills. Ascend/CUDA
procedures use their corresponding backend; shared methods use `common`.

Source snapshot: [933c3e31f2b6f4f7957216ac641bf5dbb63ba002](https://github.com/InferMatrixLab/InferRSI/tree/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library).
Source snapshot: [732769fd2611551b23e92e22f5564c09069453e5](https://github.com/InferMatrixLab/InferRSI/tree/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library).

```bash
inferrsi knowledge search 'profiling' --repo-type inferrsi --limit 50
Expand All @@ -29,7 +29,7 @@ contain the current input paths and bytes (Git checkout filters are respected).

```bash
python tools/build_skill_index.py --source-revision <committed-source-revision>
python tools/build_skill_index.py --source-revision 933c3e31f2b6f4f7957216ac641bf5dbb63ba002 --check
python tools/build_skill_index.py --source-revision 732769fd2611551b23e92e22f5564c09069453e5 --check
```

`--check` detects missing, stale and unexpected generated records without writing.
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -21,8 +21,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/ascend-aclgraph-capture-replay/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/ascend-aclgraph-capture-replay/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-aclgraph-capture-replay/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-aclgraph-capture-replay/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -23,8 +23,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/ascend-device-health/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/ascend-device-health/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-device-health/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-device-health/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -24,8 +24,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/ascend-distributed-parallel/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/ascend-distributed-parallel/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-distributed-parallel/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-distributed-parallel/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -22,8 +22,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/ascend-graph-mode/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/ascend-graph-mode/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-graph-mode/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-graph-mode/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -22,8 +22,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/ascend-model-adaptation/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/ascend-model-adaptation/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-model-adaptation/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-model-adaptation/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -23,8 +23,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-profiling/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-profiling/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-profiling/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-profiling/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -24,8 +24,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-tuning/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-tuning/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-tuning/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-tuning/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -22,8 +22,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/ascend-optimization-casebook/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/ascend-optimization-casebook/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-optimization-casebook/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-optimization-casebook/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -22,8 +22,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/ascend-performance-analysis/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/ascend-performance-analysis/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-performance-analysis/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-performance-analysis/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -24,8 +24,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/ascendc-tiling-design/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/ascendc-tiling-design/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascendc-tiling-design/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascendc-tiling-design/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -24,8 +24,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/cann-attribution-overlap/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/cann-attribution-overlap/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/cann-attribution-overlap/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/cann-attribution-overlap/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -22,8 +22,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/torchnpu-device-memory-lifecycle/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/torchnpu-device-memory-lifecycle/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/torchnpu-device-memory-lifecycle/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/torchnpu-device-memory-lifecycle/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -22,8 +22,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/hardware/ascend/torchnpu-pinned-host-memory-lifecycle/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/hardware/ascend/torchnpu-pinned-host-memory-lifecycle/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/torchnpu-pinned-host-memory-lifecycle/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/torchnpu-pinned-host-memory-lifecycle/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -16,8 +16,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/methods/assess-serving-preemption/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/methods/assess-serving-preemption/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/methods/assess-serving-preemption/SKILL.md",
"src/inferrsi/data/skill_library/methods/assess-serving-preemption/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -16,8 +16,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/methods/assess-split-backward-schedule/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/methods/assess-split-backward-schedule/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/methods/assess-split-backward-schedule/SKILL.md",
"src/inferrsi/data/skill_library/methods/assess-split-backward-schedule/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -30,8 +30,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/933c3e31f2b6f4f7957216ac641bf5dbb63ba002/src/inferrsi/data/skill_library/repositories/h3-c/audit-h3-runtime-residency/SKILL.md",
"commit": "933c3e31f2b6f4f7957216ac641bf5dbb63ba002",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/732769fd2611551b23e92e22f5564c09069453e5/src/inferrsi/data/skill_library/repositories/h3-c/audit-h3-runtime-residency/SKILL.md",
"commit": "732769fd2611551b23e92e22f5564c09069453e5",
"paths": [
"src/inferrsi/data/skill_library/repositories/h3-c/audit-h3-runtime-residency/LICENSE",
"src/inferrsi/data/skill_library/repositories/h3-c/audit-h3-runtime-residency/SKILL.md",
Expand Down
Loading
Loading