Skip to content

Pull requests: Silimate/yosys

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

Reenable VHDL
#150 opened Apr 16, 2026 by akashlevy Loading…
Big update from upstream
#129 opened Mar 27, 2026 by akashlevy Draft
ProTip! Exclude everything labeled bug with -label:bug.