Pinned Loading
-
verilog-hands-on
verilog-hands-on PublicA collection of daily Verilog assignments, exercises, and practical projects to build strong foundational skills in digital design and hardware description. This repo documents my hands-on learning…
Verilog 2
-
Synchronous-FIFO
Synchronous-FIFO PublicVerilog implementation and testbench of a synchronous FIFO buffer
Verilog 1
-
ASIC-Design-Roadmap
ASIC-Design-Roadmap PublicForked from abdelazeem201/ASIC-Design-Roadmap
The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end produ…
Verilog 1
If the problem persists, check the GitHub status page or contact support.