Skip to content
View Vishesh987's full-sized avatar

Block or report Vishesh987

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. verilog-hands-on verilog-hands-on Public

    A collection of daily Verilog assignments, exercises, and practical projects to build strong foundational skills in digital design and hardware description. This repo documents my hands-on learning…

    Verilog 2

  2. Synchronous-FIFO Synchronous-FIFO Public

    Verilog implementation and testbench of a synchronous FIFO buffer

    Verilog 1

  3. ASIC-Design-Roadmap ASIC-Design-Roadmap Public

    Forked from abdelazeem201/ASIC-Design-Roadmap

    The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end produ…

    Verilog 1