Skip to content
View YenLaurent's full-sized avatar
  • University of Electronic Science and Technology of China
  • No.2006, Xiyuan Ave, West Hi-Tech Zone, Chengdu, Sichuan
  • 05:01 (UTC +08:00)

Highlights

  • Pro

Block or report YenLaurent

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. image-process-on-fpga image-process-on-fpga Public

    Image Preprocessing Filtering & Ethernet Transmission System Based on Xilinx Artix-7 FPGA

    Verilog 6

  2. mpv-remux mpv-remux Public

    An MPV configuration for Blu-ray remux/movie playback, featuring a modern minimalist UI while keeping image output as close to native as possible.

    Lua 5

  3. flash-attention-on-chipyard flash-attention-on-chipyard Public

    An edge-oriented Flash Attention forward pipeline on a Chipyard-based RISC-V platform.

    Jupyter Notebook 1

  4. chisel-bootcamp chisel-bootcamp Public

    Forked from freechipsproject/chisel-bootcamp

    Generator Bootcamp Material: Learn Chisel the Right Way

    Jupyter Notebook

  5. flash-attention-on-chipyard-source flash-attention-on-chipyard-source Public

    C