Skip to content
View aarushi4225's full-sized avatar
📑
Learner
📑
Learner
2 followers · 4 following

Block or report aarushi4225

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
aarushi4225/README.md

Hi there

I'm an Electrical Engineering undergrad at IIT Jammu, passionate about VLSI and Microelectronics.

  • 🔭 Currently working on: Digital VLSI blocks and Hardware implementation of algorithms.
  • 🌱 Currently learning: Advanced VLSI skills (Verilog, SystemVerilog, RTL, testbench verification, Protocols, and EDA Platforms).
  • 🏅 Achieved: 7th Place at Inter IIT Tech Meet 14.0, for the ISRO SAC VLSI Challenge to design a Delta-Sigma ADC.
  • 💬 Open to: Collaborative projects and Open-source contributions in VLSI. Happy to connect and brainstorm.

🛠️ Skills & Tools

Programming and Hardware Description:

Verilog

C++ Python

Development Env, Simulation, & EDA Tools:

Xilinx Vivado MATLAB LTSpice VS Code Arduino

📫 Let's Connect

LinkedIn Email

Pinned Loading

  1. Digital-Energy-Detector-for-Spectrum-Sensing Digital-Energy-Detector-for-Spectrum-Sensing Public

    Verilog Implementation of a high-speed digital energy detector module for efficient spectrum sensing.

    Verilog

  2. -Integrated-UART-Controller-with-Asynchronous-FIFO-Buffer- -Integrated-UART-Controller-with-Asynchronous-FIFO-Buffer- Public

    A synthesizable UART IP core in Verilog featuring a mid-bit centering 16x oversampling receiver counter, mitigating pointer metastability using binary-to-Gray index transfor- mations and 2-stage FF…

    Verilog

  3. Natural-log-CORDIC-Processor Natural-log-CORDIC-Processor Public

    Computes natural log values using hardware-friendly add and shift operations, iteratively while utilising Hyperbolic vectoring mode of CORDIC Algorithm

  4. 5-Stage-Pipelined-RISC-Datapath-Architecture 5-Stage-Pipelined-RISC-Datapath-Architecture Public

    Pipelined Data Path with Register Bank, ALU, and Memory Integration

    Verilog

  5. Electrical-Fault-detection-and-classification Electrical-Fault-detection-and-classification Public

    Leveraging machine learning for electrical fault detection and classification, powered by Simulink-generated data and comprehensive MATLAB analysis.

    Jupyter Notebook