Skip to content

igzip/riscv64: Optimize adler32_rvv_128#415

Open
leiwen2025 wants to merge 1 commit into
intel:masterfrom
leiwen2025:optimize_vlen128_v2
Open

igzip/riscv64: Optimize adler32_rvv_128#415
leiwen2025 wants to merge 1 commit into
intel:masterfrom
leiwen2025:optimize_vlen128_v2

Conversation

@leiwen2025
Copy link
Copy Markdown
Contributor

This PR add instruction-level optimizations.

Signed-off-by: WenLei <lei.wen2@zte.com.cn>
li t0, 32
bltu a2, t0, tail_bytes
vsetvli zero, t0, e32, m4, ta, ma
vmv.v.i v24, 0
Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

These two lines are unused.

@sunyuechi
Copy link
Copy Markdown
Contributor

Tested on SG2044+gcc14, looks like a regression. What board did you test on, and what numbers?

sg2044 old adler32_warm: runtime =    3062316 usecs, bandwidth 25770 MB in 3.0623 sec = 8415.39 MB/s
sg2044 new adler32_warm: runtime =    3062265 usecs, bandwidth 21076 MB in 3.0623 sec = 6882.67 MB/s

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants