Skip to content

Commit 1e0a85b

Browse files
ranj063kv2019i
authored andcommitted
config:tgl/tglh: Do not set cached/uncached address aliases
tgl.toml and tgl-h.toml are only used for xtos builds. Suggested-by: Guennadi Liakhovetski <guennadi.liakhovetski@linux.intel.com> Signed-off-by: Ranjani Sridharan <ranjani.sridharan@linux.intel.com>
1 parent 9b507ec commit 1e0a85b

2 files changed

Lines changed: 0 additions & 16 deletions

File tree

config/tgl-h.toml

Lines changed: 0 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -3,7 +3,6 @@ version = [2, 5]
33
[adsp]
44
name = "tgl"
55
image_size = "0x1F0000" # (30 + 1) bank * 64KB
6-
alias_mask = "0xE0000000"
76

87
[[adsp.mem_zone]]
98
type = "ROM"
@@ -18,13 +17,6 @@ type = "SRAM"
1817
base = "0xBE040000"
1918
size = "0x100000"
2019

21-
[[adsp.mem_alias]]
22-
type = "uncached"
23-
base = "0x9E000000"
24-
[[adsp.mem_alias]]
25-
type = "cached"
26-
base = "0xBE000000"
27-
2820
[cse]
2921
partition_name = "ADSP"
3022
[[cse.entry]]

config/tgl.toml

Lines changed: 0 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -3,7 +3,6 @@ version = [2, 5]
33
[adsp]
44
name = "tgl"
55
image_size = "0x2F0000" # (46 + 1) bank * 64KB
6-
alias_mask = "0xE0000000"
76

87
[[adsp.mem_zone]]
98
type = "ROM"
@@ -18,13 +17,6 @@ type = "SRAM"
1817
base = "0xBE040000"
1918
size = "0x100000"
2019

21-
[[adsp.mem_alias]]
22-
type = "uncached"
23-
base = "0x9E000000"
24-
[[adsp.mem_alias]]
25-
type = "cached"
26-
base = "0xBE000000"
27-
2820
[cse]
2921
partition_name = "ADSP"
3022
[[cse.entry]]

0 commit comments

Comments
 (0)