Xilinx Versal Gen2 ASU port: trng/wait update - #11034
Open
night1rider wants to merge 1 commit into
Open
Conversation
…ftware DRBG by default) and wait on completion with Xil_WaitForEvent
night1rider
force-pushed
the
asu-trng-fixes
branch
from
August 3, 2026 06:49
770a3d3 to
f91612b
Compare
JacobBarthelmeh
approved these changes
Aug 3, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Make TRNG direct RNG opt-in (seed the software DRBG by default) and wait on completion with Xil_WaitForEvent