A Bare-Metal PIM-HBM Hardware Co-Design Core Engine exploring Register-Level MUX Virtualization to mitigate NCCL All-to-All communication stalls.
hpc zero-copy distributed-computing cuda pytorch autograd high-performance-computing moe pim compiler-optimization nccl jax xla branchless hardware-software-codesign mixtral deepseek-v3 vram-optimization memory-bypass hbm3e
-
Updated
Jul 24, 2026 - Python